Introduction {#Sec1}
============

The advancement of technology to make micro-mechanical structure using semiconductor fabrication processes leads the application of electrical components including transistors, capacitors, and inductors for microelectromechanical systems (MEMS) \[[@CR1]--[@CR6]\]. In terms of integration with electronics, silicon-based MEMS have gained much attention due to the potential applications in wireless communication system, mobile device, structural health monitoring system, etc. \[[@CR6]--[@CR8]\]. One of the active electronic devices for sensing elements is movable gate field effect transistors (FET), whose gate is released from the substrate and free to move \[[@CR9]--[@CR12]\]. The MOSFET-type device contains dielectric layer to electrically insulate between gate electrode and substrate embedding source and drain of FET. The movable gate FET uses air gap as an insulator or a dielectric layer of the FET. The use of air layer allows the gate to move laterally along the channel of FET or vertically to the substrate by external forces such as acceleration or pressure. The former is called the laterally movable gate FET (LMGFET), and the latter is called the vertically movable gate FET (VMGFET) \[[@CR12], [@CR13]\]. The oscillation frequency of the sensing element is simply converted to electrical output without additional circuitry. In this paper, a micro-accelerometer using VMGFET is introduced, applicable for low-frequency vibration measurement (\<500 Hz).

The state-of-the art technologies for low-frequency vibration sensing applications have been mostly used for capacitive or piezoresistive sensing scheme \[[@CR14]--[@CR16]\] while the research of VMGFET has been more focused on pressure/strain sensors or gas sensors \[[@CR2], [@CR10]\]. In order to enhance the sensitivity to vertical motion using VMGFET, Aoyagi proposed nickel proof mass on flexible beam, which required alignment and electroplating to form proof mass \[[@CR17]\]. The VMGFET in this paper is demonstrated and characterized using silicon on insulator (SOI) wafer for low-frequency vibration measurement. The resonant structure including moving gate of VMGFET is designed with meander-type beams to improve flexibility in vertical direction, and the long-channel device is used to increase the device sensitivity.

VMGFET is fabricated using standard IC fabrication processes such as UV lithography and silicon dry etching process. Silicon-based suspended microstructures with high quality factors can be applied for frequency-sensitive systems such as accelerometer and gyroscope integrated with electronic systems \[[@CR18], [@CR19]\]. The silicon-based process benefits mass production through batch fabrication, and compactness due to small size and IC compatibility.

The structural device layer serves as suspension gate and proof mass to induce the movement due to acceleration. Figure [1](#Fig1){ref-type="fig"} is the schematic of the VMGFET accelerometer with a cross-sectional view, which illustrates a serpentine gate structure design with fixed anchors at the ends. The VMGFET structure is obtained by forming an air gap and using SiO~2~ as an insulator layer. The air gap allows the suspended gate to move vertically. The displacement of the gate modulates the charge distribution in the semiconductor and the change in capacitance between gate and substrate \[[@CR13]\]. In contrast to the previous VMGFETs or suspended gate FETs, this paper introduces a simple fabrication of VMGFET, which can be applied for low-frequency vibration measurement. This paper describes the electrical properties of fabricated VMGFET and integration of VMGFET with electronics on printable circuit board (PCB), which can be transferred to the monolithic integration in the future.Fig. 1Schematic of the vertically movable gate FET accelerometer (unit: μm). Figure is not drawn to scale

Fabrication {#Sec2}
===========

The process details have been previously described \[[@CR20]\]. The basic process to fabricate the VMGFETs consists of two UV lithography steps for silicon dry etching mask and an ion implantation mask shown schematically in Fig. [2](#Fig2){ref-type="fig"}. The VMGFETs are prepared using (100) oriented SOI wafers with a 3-µm-thick n-type device layer, a 1-µm-thick buried oxide (BOX) layer, and a 500-µm-thick p-type handle layer. The p-type substrate is selected to form an n-channel MOSFET device. A 3-μm-thick top device layer of SOI wafer is used to fabricate gate structures. The SOI device layer is patterned with the first UV mask using standard UV lithography. The wafer is etched through the device layer to the BOX using ICP-RIE process. A 1-μm-thick BOX layer is then opened and UV patterned using the second UV mask for ion implantation mask patterns. Then, phosphorus ions are implanted in the opened gate structures and the opened p-type substrate to form source and drain regions. Vapor HF etches the sacrificial layer underneath gate structures followed by thermal oxidation on the entire wafer to grow a 33-nm-thick gate oxide of the FET. A 200-nm-thick gold film is deposited on top of the wafer for wire bonding. Figure [3](#Fig3){ref-type="fig"}a shows an SEM image of fabricated dual VMGFETs with a common source region. The close-up view of suspended gate details is shown in Fig. [3](#Fig3){ref-type="fig"}b.Fig. 2Schematic of fabrication process for the VMGFET accelerometer Fig. 3**a** SEM image of fabricated dual VMGFETs. **b** The close-up view of suspended serpentine gate

Mechanical Analysis {#Sec3}
===================

A commercial finite element code, ABAQUS CAE 6.10-1, is used to build a finite element (FE) model and to investigate vibration behavior of the serpentine gate for design verification. Figure [4](#Fig4){ref-type="fig"} shows the FE analysis results obtained assuming that the gate is a homogeneous medium made by silicon--gold composite and the anchors at the end of the gate are defined as fixed constraints. The gate structure is discretized into a finite number of elements in triangular and rectangular shape. Material properties of analysis model referred for the coated gold and silicon are summarized in Table [1](#Tab1){ref-type="table"}. Coating layer of gold is modeled as uniformly distributed mass over the surface of the moving gate, ignoring additional stiffness from bonding interface between the two materials. The FE analysis performs eigenvalue extraction to calculate the natural frequencies and the corresponding mode shapes of the structure. As shown in Fig. [4](#Fig4){ref-type="fig"}, the fundamental mode shape of the gate structure is a typical bending mode of plates. The first natural frequency at the mode is obtained at 1799 Hz. The second mode is a twist mode at 2059 Hz, the third mode is the second bending at 4334 Hz, and the fourth mode is the second twist at 5831 Hz, and the fifth mode is the third bending mode at 6651 Hz. The first natural frequency, therefore, is much higher than the applicable range of MEMS sensor of 500 Hz, so that the natural frequencies of the structures of the sensor itself can hardly be affected by the measuring signal.Fig. 4Finite element model and analysis results of the serpentine gate for the first five resonant frequency modes assuming a composite material as silicon--gold Table 1Material properties for gold and silicon for numerical modelMaterialPropertyGoldDensity19.2 g cm^−3^Measured thickness0.292 µmSiliconDensity2.329 g cm^−3^Elastic modulus169 GPaPoison ratio0.048

Twofold of gravity (2 g) is set as the target base acceleration for the developing sensor. The ground acceleration spectrum of the 1952 Kern County Earthquake, which is commonly used as a reference signal for nuclear power plant design, and is strongest since the 1906 San Francisco earthquake, is selected to investigate the structural integrity of the sensor in vibration \[[@CR21]\]. As observed commonly in seismic accidents, most of the energy narrowly spread out within 50 Hz.

Figure [5](#Fig5){ref-type="fig"} shows the displacement response spectrum of the sensing element corresponding to the 1952 Kern Country earthquake spectrum. The first two peaks are the seismic source corresponding spectrum and the first bending mode at the first natural frequency at 10 Hz and 1799 kHz, respectively. The movements of sensing element from the neutral position corresponding to the two peaks in the response spectrum can reach to 0.1 and 1 μm. Figure [6](#Fig6){ref-type="fig"}a demonstrates the stress values under the 1952 Kern County Earthquake. Figure [6](#Fig6){ref-type="fig"}b shows the stress level and stress field of the structure at 1799 Hz during vibration. The highest stress of 1.1 MPa, which is way below the material strength limit of sensing element, occurs at the first inner edge of the serpentine beam from both the anchors.Fig. 5Displacement spectrum corresponding to the ground acceleration spectrum at 1952 Kern County Earthquake in California USA Fig. 6**a** Stress spectrum corresponding to the displacement spectrum of the sensor. **b** Stress field on the serpentine gate calculated by FE analysis while the sensor suffers the 1952 Kern County Earthquake in California USA

Electrical Analysis {#Sec4}
===================

The gate electrode of VMGFET is formed with a 0.1 Ω cm resistivity n-type device layer of SOI wafer. A (100) oriented boron-doped handle layer of SOI wafer exhibits p-type conductivity with 1--20 Ω cm used for a substrate of FET embedding source and drain regions. A 1-μm-thick air gap separates the gate and the substrate. The air gap allows the gate structure of VMGFET to move in vertical direction when the external forces such as acceleration or pressure are applied to the system. The gate motion shifts the current of the FET resulting from the change in air gap. Hence, VMGFET converts acceleration to electrical forms such as current or voltage without any additional circuitry.

For an n-channel VMGFET, a simplified model based on long-channel FET theory gives the drain current, *I* ~DS~, in non-saturation region as$$\documentclass[12pt]{minimal}
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Here *ϕ* ~MS~ is the metal--semiconductor work function potential difference. The work functions in heavily doped n-type Si gate electrode and p-type Si substrate of 10 Ω cm resistivity are 4.58 and 5.03 eV, respectively \[[@CR22]\]. Hence, *ϕ* ~MS~ of the fabricated VMGFET is −0.45 V. A negative value for *ϕ* ~MS~ means the gate of a MOS structure is positively charged and the silicon surface is negatively charged at equilibrium. For a p-type Si substrate, potential *ϕ* ~F~ is given by$$\documentclass[12pt]{minimal}
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                \begin{document}$$Q_{\text{eff}}^{'}$$\end{document}$ in Eq. ([4](#Equ4){ref-type=""}) is an effective charge density in the gate oxide and at the oxide--silicon interface, which is extracted from experimental results in the following section.

Experimental Results {#Sec5}
====================

Figure [7](#Fig7){ref-type="fig"} shows the electric measurement design of dual VMGFETs with a common source. The measured DC current--voltage (*I* ~DS~--*V* ~GS~) characteristics of the prototype of VMGFET are shown in Fig. [8](#Fig8){ref-type="fig"}a for five different *V* ~DS~ values. The threshold voltage of VMGFET extracted is 2.32 V, which indicates that an enhancement-type n-channel device. $\documentclass[12pt]{minimal}
                \usepackage{amsmath}
                \usepackage{wasysym} 
                \usepackage{amsfonts} 
                \usepackage{amssymb} 
                \usepackage{amsbsy}
                \usepackage{mathrsfs}
                \usepackage{upgreek}
                \setlength{\oddsidemargin}{-69pt}
                \begin{document}$$Q_{\text{eff}}^{'}$$\end{document}$ of 1.545×10^−8^ C cm^−2^ is extracted from measured *V* ~Th~ (= 2.32 V) and $\documentclass[12pt]{minimal}
                \usepackage{amsmath}
                \usepackage{wasysym} 
                \usepackage{amsfonts} 
                \usepackage{amssymb} 
                \usepackage{amsbsy}
                \usepackage{mathrsfs}
                \usepackage{upgreek}
                \setlength{\oddsidemargin}{-69pt}
                \begin{document}$$C_{\text{eff}}^{'}$$\end{document}$ (= 8.780×10^−10^ F cm^−2^) without gate motion under 1-μm air gap using Eq. ([4](#Equ4){ref-type=""}).Fig. 7Schematic diagram to measure the DC characteristics of fabricated VMGFET Fig. 8**a** Measured DC *I* ~DS~--*V* ~GS~ characteristics with five different *V* ~DS~. **b** Measured DC *I* ~DS~--*V* ~DS~ characteristics with three different *V* ~GS~

Figure [8](#Fig8){ref-type="fig"}b shows the current--voltage (*I* ~DS~--*V* ~DS~) characteristics of the fabricated n-channel VMGFET device for three different *V* ~GS~ values. Using Eq. ([2](#Equ2){ref-type=""}) in saturation region, the mutual transconductance, *g* ~msat~, is given as$$\documentclass[12pt]{minimal}
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The measured *V* ~Th~ provides the value of *g* ~msat~ = 6.59 mA V^−1^ from Fig. [8](#Fig8){ref-type="fig"}b which shows *I* ~DS~ = 5.535 mA at *V* ~DS~ = 3 V and *V* ~GS~ = 4 V.

The measured drain current in Fig. [8](#Fig8){ref-type="fig"}b is the result under gravity of the earth (+1 g). Then the sensor is inverted 180° and experiences a negative gravity (−1 g). The measured *I* ~DS~ under --1 g is decreased to 5.487 mA at *V* ~DS~ = 3 V and *V* ~GS~ = 4 V, which is 5.535 mA under +1 g. The test shows the current sensitivity of 24 µA g^−1^ at *V* ~DS~ = 3 V and *V* ~GS~ = 4 V.

Figure [9](#Fig9){ref-type="fig"} is a simulation result based on ([3](#Equ3){ref-type=""}) and ([4](#Equ4){ref-type=""}) as a function of air gap distance, *z* ~gap~. For this simulation, the following conditions are used: *N* ~A~ = 1 × 10^15^/cm^3^, *t* ~ox~ = 33 nm, $\documentclass[12pt]{minimal}
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                \begin{document}$$Q_{\text{eff}}^{'}$$\end{document}$ = 1.545×10^−8^ C cm^−2^. As shown in Fig. [9](#Fig9){ref-type="fig"}, *V* ~Th~ is not constant and linearly decreased as the gate is closed to the substrate. With the decreasing air gap, the change in *V* ~Th~ of the fabricated VMGFET modulates the drain current in both non-saturation and saturation regions. The value of (*µ* ~*n*~ *W* (2*L*)^*−*1^) in Eq. ([2](#Equ2){ref-type=""}) can be extracted from Fig. [8](#Fig8){ref-type="fig"}b for the evaluation of device motion sensitivity. The drain current is 5.535 mA at *V* ~DS~ = 3 V and *V* ~GS~ = 4 V for 1-µm air gap. The threshold voltage and the effective capacitance are 2.32 V and 8.854×10^−10^ F/cm^2^, respectively. Hence, the value of (*µ* ~*n*~ *W*/2*L*) is 2.2375×10^6^ cm^2^ (V s)^−1^ from Eq. ([2](#Equ2){ref-type=""}). Figure [9](#Fig9){ref-type="fig"} also shows the simulation of drain current as a function of air gap thickness at *V* ~DS~ = 3 V and *V* ~GS~ = 4 V. The simulation is based on ([2](#Equ2){ref-type=""}). For example, the 50 nm gate displacement down from the original position increases the drain current to 5.634 mA.Fig. 9Simulated threshold voltage, *V* ~Th~, of the prototype VMGFET based on **(** [3](#Equ3){ref-type=""}) and ([4](#Equ4){ref-type=""} **)** and simulated drain current, *I* ~DS~, at *V* ~*DS*~ = 3 V and *V* ~GS~ = 4 V as a function of air gap thickness, *z* ~gap~

The output voltage of VMGFET is measured using readout circuit integrated on a printed circuit board (PCB) to detect voltage changes. Figure [10](#Fig10){ref-type="fig"} illustrates the block diagram of readout circuit and displacement detection circuit with filter and amplifier. The gates move toward or backward the substrate when the acceleration is applied to the common source VMGFETs. The voltage across the load resistor is filtered and amplified. The readout circuit outputs a voltage proportional to the displacement of gate from steady state position. The experiments with external acceleration are performed on a setup comprising a platform with a fixed stage on a vibration exciter as shown in Fig. [11](#Fig11){ref-type="fig"}. The shaker actuates the suspended gate vertically since the gate motion is out of plane and the sensitivity axis is aligned with the platform's vertical direction.Fig. 10Schematic circuit diagram to measure frequency analysis and device sensitivity Fig. 11Experimental setup mounted on shaker to apply vibrations to the prototype VMGFET integrated on PCB

Figure [12](#Fig12){ref-type="fig"} shows the relation of input acceleration to output voltage for different actuation frequencies. According to the results, the device shows the linear feedback voltage sensitivity of 9.36--9.42 mV g^−1^ in the measurement range of 0.5--1.2 g for the actuated frequencies. The frequency response of vibration measurement provides the flatness of measuring signal along the operating frequency range and the location of the first natural frequency, which determines the operating frequency range of the fabricated VMGFET. The frequency response of the fabricated device and the flatness of the signal are measured using SC-1000 Sine vibration controller (IMV Corp., Japan) as shown in Fig. [13](#Fig13){ref-type="fig"}. It shows the first natural frequency of the tested device at 1230 Hz which is a lower resonant frequency than that of simulation. As shown in Fig. [13](#Fig13){ref-type="fig"}, the profile smoothness of the sensed signal is in 3 dB range up to 1 kHz. Under a 1 g (= 9.8 m s^−2^) acceleration, the sensed accelerations are 9.78 and 9.15 m s^−2^ at 10 and 500 Hz, respectively.Fig. 12Output response to applied accelerations for different frequencies Fig. 13Frequency response of the prototype VMGFET. The resonant frequency is at 1.23 kHz

Conclusion {#Sec6}
==========

A VMGFET is designed and fabricated for a micro-accelerometer, which converts the acceleration to electrical signals. In order to form VMGFET, SOI wafer is used to simplify the fabrication processes. Prior to the fabrication and electrical measurement, a finite element analysis is carried out to evaluate mechanical feasibility and structural integrity as a sensing element. Free vibration analysis shows that the fundamental natural frequency of the gate structure is 1799 Hz whose corresponding mode shape is a typical bending mode of a plate. In this paper, the maximum base excitation for seismic response spectrum analysis is twofold of gravity (2 g). The ground acceleration spectrum of the 1952 Kern County Earthquake, commonly used as the reference excitation signal for nuclear power plant design, is selected to investigate the structural integrity of the sensor in vibration. Highest stress, at the first inner edge of the serpentine beam from both the anchors, from seismic excitation is way below the material strength limit.

By DC electrical measurement, the threshold voltage and the effective charge density in the gate oxide and at the interface between silicon and gate oxide are determined of 2.32 V and 1.545×10^−8^ C cm^−2^, respectively. A readout circuit is designed and integrated on PCB with VMGFET. The voltage sensitivity of the device is 9.36--9.42 mV g^−1^ up to 1000 Hz. According to the frequency spectrum, the first natural frequency of the tested device is located at 1230 Hz, which is lower than that of the simulation result. The difference between the simulation and experiment can be due to the actual thickness of the device layer being thinner than that used for the simulation and the deposited gold film thickness being thicker, which does not provide accurate parameter information for the simulation. The prototype VMGFET shows that the smoothness of the sensed signal profile is in 3 dB range up to 1 kHz. Under a 1 g (= 9.8 m s^−2^) acceleration, the sensed accelerations are 9.78 and 9.15 m s^−2^ at 10 and 500 Hz, respectively. Seismic load is narrowly distributed in the frequency range of 0 to 40 Hz. For the application of seismic monitoring in nuclear power plants, the accelerometer would be sensitive and reliable in the low frequency range. Hence, the prototype VMGFET is suitable for the acceleration measurement of the low-frequency seismic vibrations.
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